Memristive behavior in a junctionless flash memory cell by Orak I. et al.
Memristive behavior in a junctionless flash memory cell
Ikram Orak, Mustafa Ürel, Gokhan Bakan, and Aykutlu Dana
Citation: Appl. Phys. Lett. 106, 233506 (2015);
View online: https://doi.org/10.1063/1.4922624
View Table of Contents: http://aip.scitation.org/toc/apl/106/23
Published by the American Institute of Physics
Articles you may be interested in
Memristive operation mode of floating gate transistors: A two-terminal MemFlash-cell
Applied Physics Letters 101, 263504 (2012); 10.1063/1.4773300
Junctionless multigate field-effect transistor
Applied Physics Letters 94, 053511 (2009); 10.1063/1.3079411
Mimic synaptic behavior with a single floating gate transistor: A MemFlash synapse
Journal of Applied Physics 114, 194506 (2013); 10.1063/1.4832334
Temperature-dependent characteristics of junctionless bulk transistor
Applied Physics Letters 103, 133503 (2013); 10.1063/1.4821747
 Associative learning with Y-shaped floating gate transistors operated in memristive modes
Applied Physics Letters 110, 053503 (2017); 10.1063/1.4975370
A two-dimensional analytical model for short channel junctionless double-gate MOSFETs
AIP Advances 5, 057122 (2015); 10.1063/1.4921086
Memristive behavior in a junctionless flash memory cell
Ikram Orak,1,2 Mustafa €Urel,3 Gokhan Bakan,4 and Aykutlu Dana3,a)
1Vocational School of Health Services, Bing€ol University, 12000 Bing€ol, Turkey
2Department of Physics, Faculty of Science and Art, Bing€ol University, 12000 Bing€ol, Turkey
3UNAM Institute of Materials Science and Nanotechnology, Bilkent University, 06800 Ankara, Turkey
4Faculty of Engineering, Antalya International University, 07190 Antalya, Turkey
(Received 27 April 2015; accepted 3 June 2015; published online 12 June 2015)
We report charge storage based memristive operation of a junctionless thin film flash memory cell
when it is operated as a two terminal device by grounding the gate. Unlike memristors based on
nanoionics, the presented device mode, which we refer to as the flashristor mode, potentially
allows greater control over the memristive properties, allowing rational design. The mode is
demonstrated using a depletion type n-channel ZnO transistor grown by atomic layer deposition
(ALD), with HfO2 as the tunnel dielectric, Al2O3 as the control dielectric, and non-stoichiometric
silicon nitride as the charge storage layer. The device exhibits the pinched hysteresis of a memristor
and in the unoptimized device, Roff/Ron ratios of about 3 are presented with low operating voltages
below 5 V. A simplified model predicts Roff/Ron ratios can be improved significantly by adjusting
the native threshold voltage of the devices. The repeatability of the resistive switching is excellent
and devices exhibit 106 s retention time, which can, in principle, be improved by engineering the
gate stack and storage layer properties. The flashristor mode can find use in analog information
processing applications, such as neuromorphic computing, where well-behaving and highly repeat-
able memristive properties are desirable. VC 2015 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4922624]
Memory and logic operations form the basis of modern
information processing systems, where increasingly high
density and lower power operation enable higher perform-
ance computing and a wide variety of contemporary mobile
platforms. Among the non-volatile data storage technologies,
floating gate charge storage memory is becoming the domi-
nant technology. Originally, conceived in 1967 by Kahng
and Sze,1 the floating gate memory has evolved over the dec-
ades to higher performance and density, and is now a ubiqui-
tous element of computing platforms. Another type of
memory and logic element, the memristor was conceptually
described, few years later in 1971, by Chua.2 The memristor
is a very general concept which can be implemented with a
large variety of physical mechanisms and potentially offers
high density, low power, and nonvolatile operation, placing
such devices among the candidates of advanced components
of future computing systems. Reports of resistive switching
in macroscopic and microscopic systems are older than their
theoretical description; however, the concept of nanoscale
memristive devices for use in memory and logic operations
has attracted significant attention in the last decade.3–12
Previously, we have observed resistive switching based on
electrochemistry in graphene and even in organic sys-
tems.13,14 Non-traditional and conventional computing archi-
tectures can be potentially implemented using memristive
devices.15–17 One particularly important field is neuromorphic
computing, where the nonvolatile operation of solid-state
memristors is expected to find application as synaptic ele-
ments.18–21 In order to realize high-density, high-performance
neuromorphic computing schemes based on memristive devi-
ces, it would be highly desirable to integrate such devices
with well-established silicon technology. Although some of
the systems that exhibit memristive behavior are potentially
not compatible with silicon complementary metal oxide
semiconductor (CMOS) technology, some readily are, and
resistive switching has been observed even in silicon based
materials.22–26
According to Waser and Aono, among the various
mechanisms that result in resistive switching, memristive
operation based on charge storage can be cited as a separate
category.4 Charging based memristor operation has been
observed more than 40 years ago by Simmons and
Verderber,27 and the mechanism is loosely explained by the
presence of carriers that are injected by Fowler–Nordheim
tunneling at high electric fields and subsequently trapped at
sites such as defects or metal nanoparticles in the insulator.
The modification of the electrostatic barrier of the Metal-in-
sulator-metal (MIM) structure results in changes of its re-
sistance, similar to the changes in channel resistance in a
Flash field-effect transistor (FET) upon charging of the
floating gate. Resistive switching in metal nanoparticle
doped organic conductor films has been recently studied for
their memristive properties and applications, and can be
considered in this category.28–30
In this article, we demonstrate that a thin film junction-
less field effect transistor with a floating charge trap layer
also exhibits memristive behavior, when operated as a two-
terminal device. The significance of this demonstration is
that the presented mechanism is well understood, highly
repeatable and scalable, CMOS compatible, and allows
rational design, while exhibiting nearly ideal memristor char-
acteristics. The demonstration connects the two families of
devices at the forefront of contemporary and future comput-
ing, namely, the flash memory and the memristor.a)E-mail: aykutlu@unam.bilkent.edu.tr
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The schematic description of the device is shown in
Figure 1(a). A 15 nm thick atomic layer deposited (ALD)
ZnO layer is used as the channel between the source and
drain contacts made of aluminum. The channel is separated
from a 5 nm thick charge storage layer (non-stoichiometric
silicon nitride layer) by a 15 nm thick ALD HfO2 tunnel
barrier, followed by a 15 nm thick ALD Al2O3 control ox-
ide on p-type silicon acting as the gate. The band align-
ments are shown in Figure 1(b). Various gate widths and
lengths were used, ranging from 5 to 30 lm. The presented
stack is typical for thin film flash memories, however, when
the device is operated as a two terminal device by connect-
ing the source and gate electrodes together and using drain
as the other electrode, it exhibits the frequency dependent
pinched hysteresis, typical of a memristor, as shown in
Figures 1(c) and 1(d).31
In order to understand and relate the memristor opera-
tion to device parameters, we resort to a simplified model of
the device. In general, a memristor can be described by the
constitutive equations as
i ¼ gðQ; vÞv; (1)
dQ
dt
¼ h Q; vð Þ; (2)
where gðQ; vÞ is the memductance and the evolution of the
state variable Q is now written in terms of the applied volt-
age, with the dynamic relation defined by a function hðQ; vÞ.
In order to determine gðQ; vÞ and hðQ; vÞ, the current-voltage
relation of the junctionless n-channel depletion type device
is required. The relation can be given by an extension of the
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VGS þ jVDSj  VTHð Þ2 1þ kjVDSjð Þ; if 0 > VGS  VTH > VDS




where VGS is the gate-source voltage, VDS is the source-
drain voltage, VTH is the threshold voltage, lef f is the effec-
tive channel mobility, Cox is the areal capacitance of the gate
stack, w and L are the width and length of the channel, and k
is the Early parameter. The extension of the IDS-VDS relation
to cover the negative VDS bias regime is achieved by notic-
ing that, due to symmetry of the junctionless transistor in
this regime, the negative drain voltage can be taken as the
ground reference and source and gate voltages can be
re-referenced with respect to the drain voltage. The model
can be used to fit experimental data, as shown in Figure 2(a).
In this simplified model, VTH is assumed to be constant
through the length of the channel. This corresponds to the
floating gate being at a single voltage level, which is a first
order approximation only, due to the fact that the SixNy stor-
age layer allows spatially varying charge density to be
stored. In order to derive full memristive dynamics, it is
needed to establish the relation between stored charge and
threshold voltage, which is given by the following equation:




Here, VTH0 is the native threshold voltage of the device having
no stored charge. The charging model can be approximated
by a lumped model, where Fowler-Nordheim tunneling
between the channel and the storage layer is the only current
FIG. 1. (a) Schematic description of the ultrathin-film junctionless ZnO tran-
sistor. The ZnO channel area is 70 60lm2. (b) Nominal band alignment
of the layers under flatband condition. The bandgaps and affinities of the
layers are Eg¼ 1.12 eV and EEA¼ 4.05 eV for silicon, Eg¼ 8.7 eV and
EEA¼ 1.35 eV for Al2O3, Eg¼ 5.3 eV and EEA¼ 2.05 eV for Si3N4,
Eg¼ 5.7 eV and EEA¼ 2.65 eV for HfO2, and Eg¼ 3.3 eV and EEA¼ 4.35 eV
for ZnO. Silicon rich (refractive index n¼ 1.98) SixNy provides trap states for
charge storage. (c) When the source-drain voltage VDS is swept, a pinched
hysteresis is observed in the channel current IDS. A rapid scan exhibits smaller
hysteresis (d), whereas a slower scan exhibits larger hysteresis. The pinched
hysteresis is attributed to channel conductivity modulation upon charging and
discharging of the silicon nitride layer.
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leading to charging. Fowler-Nordheim current depends on the




Ccon þ Ctunð Þttun
þ Ccon








Here, Ccon is the control oxide capacitance, Ctun is the tunnel
oxide capacitance, ttun is the tunnel oxide thickness, and
n 1 is a geometric correction factor, which accounts for the
spatially varying field distribution along the channel length.

















where q is the electronic charge, m and mtun are the electron
masses for the channel and the tunnel barrier, respectively,
VB is the barrier height, and gc is the capture efficiency of
tunneling electrons by the nitride storage layer. The model
can be used to qualitatively explain the charging behavior
as exhibited in the hysteresis, as shown in Figure 2(b),
when the device is operated as a conventional flash mem-
ory: As can be seen from Eqs. (4)–(6), a positive voltage
pulse applied at the gate (while the source is grounded)
results in a negative charge buildup at the storage layer and
a subsequent positive threshold voltage shift. The opposite
signs of VDS and VGS in Eq. (5), predicts that when a posi-
tive pulse is applied at VDS, while grounding the gate, posi-
tive charge will buildup in the storage layer and a negative
threshold voltage shift is expected. The negative threshold
voltage shift results in increased current at positive voltages
(and hence, reduced small signal resistance near zero bias).
This is indeed the case, as shown in Figures 2(c) and 2(d).
The retention characteristics are shown in Figure 2(d),
where the resistance is measured at 100 mV bias following
20 s duration voltage pulses at designated voltages of þ/
5 V. The device exhibits extrapolated retention duration of
about 106 s.
The change in the sign of threshold voltage shift is fur-
ther emphasized in Figures 3(a) and 3(b), where þ5 V and
5 V voltage pulses of 10 s duration is applied to the gate
(flash mode operation) and to the drain (flashristor mode
operation) and small signal resistance at VDS¼ 0.1 V is
measured and plotted. The measurements also show that the
written and erased states are highly repeatable, showing bet-
ter than 5% variation (note the linear scale of the graphs).
The flashristor mode can also be used by assigning a com-
mon gate to multiple devices. In order to investigate the vari-
ation of the Roff/Ron ratio on gate voltage, we measure it by
setting a fixed gate voltage (Figure 3(c)). It is observed that
the greatest Roff/Ron ratio is achieved for VGS¼ 0. This is
attributed to the reduction of tunnel field during write or
erase operation due to the asymmetry generated by a non-
zero VGS. The repeatability of the Roff/Ron ratio prompts use
of multilevel pulses to write different charges onto the de-
vice. A four level pulsing scheme is shown in Figures 3(d)
and 3(e), demonstrating feasibility of multilevel operation.
The model presented in the above equations can be used
to estimate the dynamic behavior of the device, as shown in
Figures 4(a) and 4(b). During positive and negative voltage
pulses applied to the drain or to the gate, the source-drain
current is recorded. Using a calibration data set, which was
acquired rapidly in order to avoid charging of the storage
layer, the threshold voltage shifts are extracted, as shown in
Figure 4(a). It is observed that, when the pulse is applied to
VGS, a greater threshold voltage shift can be induced as com-
pared to the same voltage applied to VDS (keeping VGS¼ 0).
FIG. 3. (a) The repeatability and polarity of Roff and Ron, measured at
VDS¼ 0.1 V when 10 s duration voltage pulses are applied to VGS (flash
mode). (b) Same as (a), with voltage pulses are applied to VDS and
VGS¼ 0 V (flashristor mode). (c) The Roff/Ron, measured at VDS¼ 0.1 V,
after writing with gate voltages VGS¼ 2, 1, 0, 1, and 2V. Greatest contrast is
achieved for VGS¼ 0 V. (d) and (e) Multilevel operation is demonstrated by
applying the shown waveform to VDS, keeping VGS¼ 0 V (The ZnO channel
area is 70 60 lm2).
FIG. 2. The ZnO channel area is 70 60 lm2. (a) Cyclic IDS versus VDS
curves acquired at a scan speed of 1 V/s for the transistor at gate voltages
of VGS¼2, 0, and 2 V, superimposed with the predictions of the model
given in Eq. (5). (b) When the transistor is operated as a flash memory by
applying a time varying voltage to VGS, hysteresis is observed in the IDS
(at VDS¼ 0.1 V). The inset shows the applied voltage waveform. (c) When
the same waveform is applied to VDS, keeping VGS¼ 0 V, a pinched hystere-
sis is observed. The resistance ratio Roff/Ron, measured at VDS¼ 0.1 V, is
shown in the inset as a function of peak voltage amplitude. (d) Retention
characteristics of the Roff/Ron ratio.
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This is well explained by the theoretical model, as shown in
Figure 4(b). Here, gc, VB, and mtun are used as fitting param-
eters. One important point that should be noted is, through
fitting, the capture efficiency gc is found to be a very small
value (1013). Assuming the model properly describes the
operation of the device, this small capture efficiency can be
attributed to the small number of trap density in the silicon
nitride layer and to the fact that HfO2 barrier only limits half
of the energy range below the silicon nitride conduction
band, not prohibiting all of the deposited carriers from rap-
idly escaping back into the channel. Based on the fitted val-
ues, which quantitatively explains the observed threshold
voltage shifts, the model is used to investigate the depend-
ence of Roff/Ron ratio on device parameters. Assuming an in-
finite off-on ratio for the transistor, it is observed that the
threshold voltage of the uncharged device, VTH0, has a
strong effect on the achievable Roff/Ron ratio for a given volt-
age range (Figure 4(c)). Theory predicts that as the charged
threshold value becomes positive, the transistor is turned off
and the off resistance becomes large. In this case, the Roff/
Ron ratio can also be made arbitrarily large. In our devices,
the uncharged threshold voltage is measured to be around
2 V, and according to Figure 4(a) typical threshold voltage
shifts are on the order of 0.5 V (for 2.5 V write voltage) to
1 V (for 5 V write voltage). Therefore, in our measurements,
we do not achieve a completely turned off device, hence, the
Roff/Ron ratio remains low. In order to increase the threshold
voltage shift, one can wait for a longer period with the volt-
age pulse turned on (Figure 4(c)). In our devices this is partly
confirmed, a prolonged write/erase pulse duration is indeed
observed to improve the Roff/Ron ratio (Figure 4(d)).
In order to better understand the device operation and
obtain a clue to why the carrier capture probability is found
to be unexpectedly small in the fitting process (Figure 4(b)),
we use electrostatic force microscopy (EFM) (Figures 5(a)
and 5(b)). A multi-frequency version of electrostatic force
microscopy is used to simultaneously measure topography
and surface potential.34 A metal coated cantilever with a res-
onance frequency of 71 kHz and nominal spring constant of
2.7 N/m was used in tapping mode, while a sinusoidal volt-
age (0.5 V amplitude) was applied to the cantilever at a fre-
quency of 11 kHz to avoid harmonics of electrostatic forces
from interfering with the topography measurement. The elec-
trostatic forces at 11 kHz were measured using a Stanford
Research Systems Lock-in amplifier, SR830. Contact poten-
tial difference along the device is measured prior to biased
measurements by grounding VDS and VGS, and used as a
baseline. Multiple electrostatic force maps acquired at differ-
ent bias conditions were used to calibrate the system. It is
seen that, for VDS¼ 5 V and VGS¼ 0 V, there are significant
voltage drops at the source-channel and channel-drain con-
tacts as shown in the voltage profile across the channel in
Figure 5(c). As a result of the voltage drops, a significantly
smaller voltage develops across the channel during operation
of the device, reducing the tunnel oxide field. The tunnel rate
(Eq. (6)) exponentially depends on the tunnel field, and
therefore, the capture probability gc is estimated to be very
small, due to an incorrect assumption about the tunnel field.
The performance of the device is low, considering that
the write/erase times are on the order of 1 s, and retention is
on the order of 106 s. Improvements of the device can, in
principle, be made by optimizing the storage layer and gate
FIG. 4. (a) Experimentally measured threshold voltage shift for the ZnO
channel (70 60 lm2) device operated in the flashristor mode (VDS pulsed
with 0.5 to 2.5 V, 0.5 to 2.5 V, and VGS¼ 0 V) and flash mode
(VDS¼ 0.1 V and VGS pulsed with 0.5 to 2.5 V and 0.5 to 2.5 V). The
threshold voltages are extracted by measuring IDS as a function of time and
fitting to a data set describing transistor operation under various bias condi-
tions. (c) Based on the charging model (Eqs. (4)–(6)), the charging behavior
is simulated by using gc, VB, and mtun as fitting parameters. The geometric
correction parameter in Eq. (5) is found to be n¼ 1.4. (d) Dependence of the
Roff/Ron ratio on the native threshold voltage VTH0 for write/erase voltages
of þ5/5, þ4/4, and þ3/3 V. The simplified model predicts that, if
enough charge can be stored in the floating gate region, the Roff/Ron ratio
can be made arbitrarily high. (e) According to the model, increasing write/
erase durations also improve the Roff/Ron ratio. (f) Experimental results
show an increase in the Roff/Ron ratio as a function of pulse duration.
FIG. 5. (a) Topography and (b) EFM
data on the channel region shows
that (c) there are significant voltage
drops between the source-channel
(50 45 lm2) and channel-drain
(50 45 lm2) contacts. This non-ideal
behavior is due to the large contact re-
sistance in the unannealed contacts,
and inhibits development of larger
fields between the channel and the
floating gate during write/erase cycles.
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stack properties. Previously we have predicted that, in a flash
memory, a large retention time accompanied with fast write/
erase times are possible by using high-j dielectrics in the
gate stack and nanocrystals in the storage layer.35 The sizes
of the devices are also large for high density neuromorphic
computing, however, there is no significant variation of
threshold voltages and charging characteristics by changing
the dimensions within the micrometer range. We therefore
estimate that the devices can, in principle, be scaled into the
nanoscale regime, unless short channel effects become sig-
nificant. There are a large number of variations on flash
memory devices and programming modes.36 Among the
mechanisms used for writing into storage layers, Hot
Electron Injection (HEI) is widely used to speed up write
times. In the presented devices, the HEI are insignificant as
the size of the device is much greater than the thermalization
length of carriers. HEI can become more important as the
devices are scaled down to the nanometer range. In conclu-
sion, the flashristor mode may allow high density neuromor-
phic computing applications using the readily available flash
memory technology, extending the use of charge storage
memories to future computational architectures.
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